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ABSTRACT
Previous works have shown that typical power management
knobs such as voltage scaling or power gating can also be
exploited to reduce aging phenomena caused by Negative Bias
Temperature Instability (NBTI).
We propose a scheme for power-managed caches that allows
to signicantly improving the aging of the cache thanks to the
use of a small buer that stores a copy of the lines that are
most critical for aging, that is, the ones with the least oppor-
tunity of being power-managed; by using the buer instead
of the cache when accessing these critical lines, the original
cache is preserved and its lifetime is signicantly prolonged.
As a side eect, this scheme improves total power since the
less energy-hungry buer is accessed most of the time. Ex-
perimental analysis shows this scheme allows to achieve sig-
nicant (> 3x on average) lifetime extensions for the cache,
with a concurrent energy saving between 18 and 24%, de-
pending on cache size.
Categories and Subject Descriptors: B.3.2 [MEMORY
STRUCTURES] : Design Styles.
General Terms: Design, Experimentation, Performance.
Keywords: Memory Hierarchy, Leakage Reduction, Aging.
1. INTRODUCTION
The most relevant source of device aging in sub-65nm tech-
nologies is represented by Negative Bias Temperature Insta-
bility (NBTI) [1] which aects pMOS devices under negative
bias (i.e., Vgs < 0, i.e., when a \0" is applied on the gate
input of a pMOS, called the stress condition); under this
condition, a temporal drift of the threshold voltage occurs,
which translates into a increase of the propagation delay over
time. Such a drift is partially mitigated by the application
of a logic \1" (the recovery condition), which decreases the
threshold voltage and thus partially recovers the delay [1].
These aging eects are particularly hard to tackle in SRAM
memories, for two reasons. First, unlike logic circuits, the
aging of the two inverters of the bitcell aects the stability
of the cell (that is, the capability of a cell of safely storing a
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value), rather than its delay. Second, due to the symmetric
structure of a SRAM cell, a SRAM cell ages in fact whatever
the value it stores; therefore, there is no true opportunity of
recovery.
Some works have shown that typical implementations of
power management (namely, by means of voltage scaling
or power gating) can be exploited for alleviating the aging.
Voltage scaling is eective because a smaller Vdd corresponds
into a smaller Vgs, and thus in a smaller magnitude of neg-
ative bias [7]. Power gating, when implemented through
a footer transistor, becomes a powerful knob: the discon-
nection of a logic block from the ground network pulls all
internal nodes inside the block to a logic\1", thus completely
nullifying the aging [8].
Unlike conventional aging-improving strategies used for logic
circuits, like value management [2][3] or guard-banding [4]{
[6], power management is naturally applicable to memory
cells, and by aggregation, to diversely sized portions of a
memory (e.g., a row, a column, or a bi-dimensional region);
we call this portion the unit of power management (UPM).
The consequence of this observation is therefore that the
idleness resulting in typical cache access patterns [9, 10]
is synonymous of both power and aging reduction. This
property holds however only for the individual UPMs; when
evaluating the aggregate benet over the whole memory,
the dierent natures of power (a cumulative cost function)
and aging (a worst-case one) becomes evident. Each power-
managed UPM will in fact contribute to the total power
saving with its one (small or large) contribution; conversely,
from the aging standpoint, the rst failing UPM (the one
with the least power management opportunities) will cause
the entire memory to become unusable. In order to exploit
idleness for reducing both power and aging for a memory
block, it is therefore essential to re-shape the memory ac-
cess distribution in such a way that the average (over the
UPMs) idleness and the worst-case idleness (the UPM with
the least idleness) are as similar as possible.
In this work we focus on caches in which the UPM is an in-
dividual cache line, and propose the use of a small (typically
a few tens of entries) buer in parallel to the main cache,
which stores a copy of the cache lines having worst-case ac-
cess patterns. Whenever one of these lines is accessed, the
access is redirected to the buer so that the corresponding
line in the main cache is always kept unused (and thus in a
standby state) for the whole duration of the workload.
Unlike previous approaches [16], in which perfect uniformity
of the access patterns is achieved through a time-varying
addressing scheme (dynamic indexing), in our approach we
selectively smooth out the worst-case patterns by duplicat-
ing selected addresses. In this way we achieve a comparable
aging benet but we also save energy (static and dynamic)
with respect to [16]. The lines with the worst-case idleness
are in fact also the most accessed ones, so the buer can be
seen as a level-0 cache, from the performance standpoint.
The scheme is clearly application-specic, since it requires
the proling of the memory access patterns to detect lines
with the least idleness. An important dimension of the pro-
posed methodology is also how many lines have to be copied
in the buer; since there is an intuitive tradeo between
energy saving and the aging benets, we dene energy and
aging models as a function of the number of the critical lines
to be copied that allows to nd the optimal number of lines
copied into the buer for a given application.
Results show that our buering scheme allows to signi-
cantly improve the lifetime of power-managed caches: by
copying on average about 6% of the cache lines (for a 16KB
cache), our scheme improves aging by 3.4X with respect to
a standard cache, with a 24% improvement in total energy.
We also show how it is possible to use a xed size (namely, 16
lines) for the buer, thus restricting the application depen-
dence to the calculation of the critical lines, while allowing
the use of a xed architecture.
2. BACKGROUND AND RELATEDWORK
2.1 Background
For an in-depth analysis of NBTI eects and models we refer
the reader to classical tutorial papers on NBTI (e.g., [1]). We
summarize here the basic issues involved in NBTI-induced
aging in SRAM cells and arrays.
Due to its symmetric structure, a SRAM cell ages whatever
the value stored: therefore, there is no preferential value
and no equivalent of recovery. Value dependency matters
only in terms of what value is predominant: the best-case
degradation occurs in fact when the pMOS of both inverters
in the cell age for the same amount of time, that is, when
the bitcell stores a 0 and a 1 with equal probability [3].
Another important aspect is that the aging of the two bitcell
inverters does not truly aect the delay of the cell but rather
its stability. The conventional metric for assessing the aging
of a SRAM cell is the Static Noise Margin (SNM), dened
as the minimum DC noise voltage necessary to change the
state of an SRAM cell; when the SNM of a cell falls below a
threshold that allows safe storage of data it cannot be safely
read or written. This threshold strongly depends on the
technology and the specic design of the memory cell (e.g.,
transistor W/L ratios, threshold voltages, etc.).
2.2 Related Work
Aging due to NBTI is usually tackled by following two main
approaches: (i) guard-banding strategies, where the circuit
is over-designed under a delay constraint tighter than the
nominal one (e.g., by increasing supply voltage, using larger
or low-threshold devices), so that the aging is compensated
usually at the price of other metrics ([4]{[6]); (ii) mitigat-
ing solutions, which act directly on the variables that aect
NBTI aging: threshold and/or supply voltage, gate sizes,
and signal probabilities ([2]{[4]).
Other solutions do not t the above classication and com-
bine power (static, in particular) and aging reduction by
exploiting the existence of a low-power \standby" state for
the circuit under analysis. This low-power state can be ex-
ploited either by using a sort of \gated" version of standard
library cells thus allowing to minimize the number of logic
0's in the circuit [11], or by using special vectors to be ap-
plied during standby [12].
When moving to SRAMs, approaches attempt at maximiz-
ing (structurally or functionally) the conditions under which
the degradation in a memory cell is minimal, i.e., a 50%
probability of storing a value. The approach of [3] proposes
hardware and software schemes to periodically invert the
entire content of a memory so as to guarantee a perfectly
balanced bitcell probability.
The method of [13] proposes a new design of a memory cell
consisting of a set of NAND gates arranged in such a way
that minimum degradation ratio for all pMOS transistors in
the cell can be obtained.
A recent category of approaches relies on the exploitation of
the joint benets of power management implementations for
aging mentioned in Section 1. Specically, the works of [14,
15] have quantitatively assessed this benet on entire mem-
ory blocks for voltage scaling and power-gating, respectively.
The work of [16] introduces the idea of a time-varying ad-
dressing scheme for caches (dynamic indexing); in this work,
the UPM is a single cache line, and their method allows
achieving identical lifetime for all cache lines and, by exten-
sion, maximal lifetime for the entire cache.
3. FREQUENT ACCESS BUFFERING
3.1 Motivation
As mentioned in Section 1, in order to constructively ex-
ploit the existing idleness also for aging, the distribution of
idleness should be as uniform as possible. Unfortunately,
this is not usually the case: such a distribution is highly
non-uniform. Figure 1 shows the distribution of idleness
(percentage of time a line can be turned o) for an example
cache with 256 line running one of the traces used in our
experiments.
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Figure 1: Example of Idleness Distribution.
We can observe that the average idleness is very high
(95:8%), which roughly translates into an equivalent leak-
age reduction. We notice however that there exists a set of
adjacent lines with much lower idleness (Lines 60{75); one
in particular appears to be turned o only 6:1% of the time.
This line will allow exploiting only about 6% of the overall
idleness.
Our idea is that of selectively copying such \critical" lines
into a small side buer and access the buer instead of the
cache. Figure 2 shows how aging can be improved by copying
to the buer the most critical lines; in particular, the plot
shows how the benet increases (non linearly) versus the
number of buered lines. For instance, after buering only
1 line (the one with only 6% idleness), the worst case line has
an idleness of about 31%; buering other 12 lines does not
provide signicant improvement, but a 13th line will rapidly
bring the minimum idleness to 83:4%.
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Figure 2: Aging Reduction vs. # of Buered Lines.
Copying lines into the buer will incur into an energy over-
head that has to be evaluated against the aging benets; it
is likely that there will be an optimal energy-aging tradeo
point. From this example, it is clear that this solution is
strongly application specic: each workload will require a
dierent set of lines to be buered.
3.2 Architectural Details
Figure 3 shows an abstract architecture of the proposed
buering scheme. The index portion of the cache address
(n bits) is decoded by the selector block Sel, which detects
whether the index is one of the r line addresses stored in
the buer. If so, it deactivates the main cache and it uses
the buer. The matching index is translated into a buer
address on dlog2 re bits.
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Figure 3: Overall Architecture.
The Sel block conceptually works as a lookup table; as such,
it could be implemented as a small, fully associative cache.
This option would however be unnecessarily complicated;
for our purposes, the selector is always used for reading (but
for the oine upload of the target addresses), so the control
circuitry to allow fully associative write accesses would be
wasted; furthermore, we do not need the address value, but
rather we need to translate, in case of match, the matched
value into a buer address on dlog2 re bits.
For these reasons, we adopted a customized implementation
(Figure 4) where the r line addresses are stored in registers,
and the incoming addressed is compared in parallel to the n
line addresses.
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Figure 4: Internal Structure of the Buer Decoder.
Only one of the comparators will match, and the r outputs of
the comparators represent a 1-hot encoded signal. A priority
encoder (the Encoder block) translates this r-bit value into
a dlog2 re-bit address for the buer. The buer itself is a
conventional direct-mapped cache, i.e., it also contains a tag
array and the required control logic to manage the lookup
results (hit/miss).
Notice that implementing power management inside the
buer is not very useful. Since the critical lines are also
the most accessed ones, the buer will be frequently used in
place of the main cache so there will be few opportunities of
power management.
Finally, OR-ing of the r comparator outputs will then gen-
erate the activation/de-activation signal.
3.3 Functional Operations
After system proling has been run, the r most critical line
addresses (0; : : : ; 2n   1) are stored in the registers of the
encoders. The buer is initially empty, and it gets lled as
we start accessing the critical lines.
Hits and misses are managed as usual in the both the main
cache and the buer. In the main cache only non critical
lines will be accessed. In the buer, whenever a critical
line index is detected, the proper address is generated and
conventional cache lookup occurs. If tag matches, a hit oc-
curs; otherwise, the miss procedure is started. A line will be
fetched in the next level of hierarchy and copied into that
location.
Technically, the approach is very much like two caches in
parallel yet mutually exclusive are used, one being much
smaller than the other.
3.4 Models and Optimization
A careful analysis of the tradeo existing between the num-
ber of lines r copied to the buer and the energy and area
overhead is needed in order to come up with the optimal
value of r for a given workload. In the following paragraphs
we review the impact of r on the various metrics.
Aging.
The impact on aging clearly depends on the shape of the
distribution and it is in general non linear, as shown in Fig-
ure 2. Nevertheless, the benet is a monotonically increasing
function of r: adding a single line to the buer will reduce
aging by a quantity equivalent to the incremental benet of
the moved line (i.e., the dierence of idleness). Let us de-
note this lifetime function with LT (r); the evaluation of this
function is clearly strongly dependent on the workload.
For a given workload, LT (r) can be easily obtained by ob-
serving the distribution of idleness (i.e., Figure 1). Let I =
fI1; : : : ; Ing the list of idleness values of each of the n lines,
sorted in non-decreasing order. If the buer has r locations,
it will store the lines with the r smallest values of idleness,
i.e., I1; : : : ; Ir. After these are copied in the buer, their
location in the main cache will not be accessed anymore,
and the main cache will become unreliable approximately
when the line with idleness Ir+1 fails. The benet in life-
time LT (r) is therefore given by LT (r) =
P
j=1;:::r
Ij .
Power.
The selection circuitry of Figure 4 will consume extra dy-
namic power with respect to the original architecture. This
power is approximately linear in r: the addition of a line re-
quires one extra register, one comparator, and one extra line
in the buer, plus a few gates in the encoder. Let Pdyn;sel(r)
this power value (which is a systematic penalty).
On the other hand, however, we are accessing the buer
(a smaller and thus less power hungry memory) most fre-
quently. Therefore, the actual overhead in dynamic power
depends also on how often we use the buer instead of the
main cache, and this value (a sort of \hit"rate) clearly de-
pends on r. If we call (r) the probability of accessing
the buer, the dierence in power from using the buer is
(r)  (Pbuf (r) Pcache). Since Pcache > Pbuf (r) for r < 2n,
this overhead is actually a benet.
Leakage power, conversely, is roughly identical to the base-
line case. The leakage overhead caused by the extra logic
Pstatic;enc(r) is relatively small since all the elements are
active most of the time: the selection circuit is accessed in
any cycle and the buer is used most of the time in place
of the main cache. The leakage in the memory elements is
unchanged: lines that were leaking in the main cache will
leak in the buer by exactly the same amount.
The overall variation in power is therefore Ptot(r) =
(Pdyn;sel(r) + Pstatic;sel(r)) + (r)  (Pbuf (r)  Pcache).
Performance.
For performance we have to distinguish between worst case
access and average access time. The former is determined
by the case in which we access the main cache; in this case,
the propagation delay of the selection logic tp;sel(r) is the
propagation delay adds up to the cache access time. As we
will show later, this value is a small fraction of the cache
cycle time. Notice that the dependence on r of tp;sel is quite
weak due to its parallel implementation.
The average access time, conversely, is improved, using the
same arguments discussed for dynamic power. The average
access time can then be written as Tacc;avg(r) = (tp;sel(r) +
(r)  tacc;buf (r) + (1  (r))  tcache)).
The improvement in average access time is then Tacc;avg(r) 
tcache = tp;sel(r) + (r)  (tacc;buf (r)  tcache).
In our tradeo analysis we aim at nding the best
power/lifetime point, while performance is regarded as a side
metric. More precisely, we explore the power- lifetime prod-
uct (PLP), dened by the product of the respective benets
(power saving and lifetime improvement), that is:
PLP (r) =
LT (r)
LT
 Ptot(r)
P
where LT and P are lifetime and power for the baseline
conguration, respectively.
Figure 5 qualitatively shows a typical tradeo scenario.
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Figure 5: Power/Lifetime Tradeo.
The lifetime improvement LT (r)
LT
grows monotonically with
r. The power saving Ptot(r)
P
, conversely, is a benet for
small values of r. As r increases, the xed cost due to the
selector ((Pdyn;sel(r)+Pstatic;sel(r))) gets larger and the dy-
namic power reduction (Pbuf (r)  Pcache) due to the use of
smaller buer tends to tail o; as a result, the power sav-
ing becomes a penalty. There is therefore an optimal value
ropt;2 of r that minimizes the total power.
Since the PLP is the multiplication of the power saving by
a monotonically increasing function, it will also have a max-
imum in correspondence of some value ropt;1. Since the
range of values for r is limited, the exploration is done in a
straightforward way by evaluating PLP (r) for all values of
r = 0; : : : ; 2n   1.
4. EXPERIMENTAL RESULTS
4.1 Experimental Setup
The proposed architecture has been implemented and tested
on a set of traces extracted from the simulation of the Me-
diaBench suite [17]. We used a cache simulator that mimics
the behavior of a cache, also taking into account the energy
consumption for each access. Such a consumption is com-
puted by leveraging power/energy models derived from an
industrial 45nm design kit provided by STMicroelectronics.
Concerning aging characterization of memories, we imple-
mented a dedicated SPICE-based characterization frame-
work which predicts, under user-dened PVT operating con-
ditions, the aging prole of a 6T-SRAM cell. Characteriza-
tion is carried out for various physical parameters of the cell
(netlist, size of the transistors, process parameters) as well
as for functional ones (the probability of storing a `0' logic,
and the idleness { % of time in standby state { of the cell).
The characterization process rst calculates, based on
HSPICE built-in aging models, tted to the parameters of
our technology library, the threshold voltage degradation
Vth of each transistor in the cell. This variation is an-
notated into the SRAM cell netlist as DC-controlled voltage
source on the gate terminal of each pMOS transistor as done
in [18]. In a second phase, the annotated cell is simulated
to extract the SNM (specically, the read SNM, when both
access nMOS transistors are on); The collected SNM data
are stored in a lookup table, which is used by the cache
simulator to estimate the aging of the cache lines.
In the experiments, lifetime of a memory cell is dened as
the time after which the SNM has decreased by 20%.
4.2 Overhead Assessment
We synthesized several congurations of the buer decoder
in order to estimate the power consumption and the propa-
gation delay for dierent values of r.
Figure 6 shows the overhead in terms of total power con-
sumption and additional delay time for a 8kB cache, when
varying the size of the buer (r).
Figure 6: Overhead of the buer decoder.
The power overhead is reasonable, and it can be easily com-
pensated by the energy benets provided by the buer. The
timing overhead, instead, becomes sizable for high values of
r and, thus, can pose an upper limit to the size of the buer
(which depends on the slack time originally available in the
memory subsystem).
4.3 Power-Lifetime Product Optimization
Table 1 shows the power savings and the lifetime extension
for each benchmark and for three dierent cache sizes. In
this rst set of results, we chose for each trace the value that
maximizes the power-lifetime product (ropt1 in Figure 5).
4kB 8kB 16kB
Psav LT r Psav LT r Psav LT r
[%] Ext: [%] Ext: [%] Ext:
adpcm.dec 38.4 2.1x 14 39.9 2.1x 20 43.7 2.2x 20
adpcm.enc 39.3 2.5x 18 40.9 2.7x 22 43.8 3.0x 24
cjpeg 15.5 3.5x 55 18.4 3.7x 80 21.0 3.8x 85
CRC32 44.5 2.5x 26 47.9 2.7x 26 49.4 2.9x 26
dijkstra 23.8 3.0x 14 28.1 2.9x 16 30.6 2.9x 29
djpeg 11.9 3.5x 46 13.6 3.7x 81 16.3 3.8x 91
t 1 11.3 3.5x 53 14.9 3.7x 100 19.9 3.8x 115
t 2 9.1 3.5x 58 12.1 3.7x 77 14.9 3.8x 139
gsmd 29.0 2.7x 39 34.1 2.7x 47 37.0 2.9x 55
gsme 23.0 3.2x 51 22.8 3.2x 52 23.5 3.2x 58
ispell 9.5 3.6x 60 12.2 3.7x 81 15.0 3.8x 82
lame 6.7 3.5x 56 8.5 3.7x 89 7.7 3.8x 109
mad 4.5 3.6x 50 6.2 3.7x 99 7.3 3.8x 102
rijndael i 4.8 3.5x 22 6.1 3.7x 25 7.7 3.8x 28
rijndael o 5.2 3.4x 22 6.2 3.6x 20 7.6 3.8x 27
say 12.6 3.5x 63 15.8 3.7x 85 20.9 3.8x 121
search 14.0 3.6x 46 16.4 3.6x 49 17.3 3.6x 50
sha 29.5 3.7x 63 37.4 3.8x 63 40.8 3.9x 69
ti2bw 13.3 3.6x 11 15.7 3.4x 11 23.7 3.1x 10
Average 18.2 3.3x { 20.9 3.4x { 23.6 3.5x {
Table 1: Total Power Savings and Lifetime Exten-
sion: Power-Lifetime Product Optimization (Line
Size is 16 Bytes).
Since applications exhibit very diverse access proles, the
number of lines that must be placed into the buer is quite
irregular and spans from 10 (for tiff2bw, where the buer
replaces less than 1% of the main cache) to 139 (for fft_2,
where the buer size is about 13% of the cache size).
Nevertheless, we can observe a quite satisfactory result in
terms of aging mitigation for every benchmark; we have at
least a 2x improvement in the cache lifetime of the cache,
and about 3.3x{3.5x average improvement on average, de-
pending on cache size. Notice that 2x lifetime extension
would be the result obtainable by a naive scheme in which
the cache is duplicated, the rst one being used until it be-
comes unreliable and moving then to use the second one.
Results show that a \smart" duplication of lines allows to
get much higher average benets at a much lower overhead.
It is also worth observing that the benets scale well: gures
improve as cache size increases.
While aging benets have a relatively small variance, it is
also interesting to observe how power savings have a signif-
icant variation instead. This is due to the very heteroge-
neous application characteristics of the traces. Applications
with a small subset of lines that are heavily stressed (e.g.,
CRC32) benet of a considerable power reduction by lever-
aging a small buer to resolve a large fraction of accesses.
Conversely, applications with a more uniform idleness pro-
le (such as mad or lame) do not achieve a signicant power
benet, since the overhead becomes signicant.
In any case, even in the most unfavorable cases the pro-
posed strategy allows to extend the lifetime span without
incurring in any power penalty; rather an average 18 to 23%
(depending on cache size) power reduction is obtained.
4.4 Power minimization
Since the buer leads to a more power ecient structure
in many cases, we also investigated an exploration strategy
that considers only power savings. This corresponds to the
point labeled as ropt;2 in Figure 5. Table 2 show power (and
lifetime) results when such a
r = ropt2 is chosen.
Albeit in several cases the choice for r does not change,
some applications (e.g., cjpeg and sha) can obtain a slightly
better power saving and a reduced buer size, at the cost of
a small reduction of the lifetime.
In some circumstances, however, looking for the maximum
power saving can strongly deteriorate the lifetime of the
cache. That is the case of adpcm.dec over a 4kB cache,
where removing one single line from the buer (17 vs. 18)
causes a reduction of the lifetime extension from 2.5x to
1.6x. Such a situation is the symptom that the line left into
the main cache is too frequently addressed and, thus, leads
to a fast aging of the memory.
4.5 Relaxing the Application Dependency
The previous tables were referring to results obtained by
using the optimal r for each benchmark, this implies that
a customized, application-specic architecture would be re-
quired. Therefore, the benets of our scheme would be less
appealing for systems that run more than an application.
The solution would be that of choosing a xed value for r
that is good on average and can still provide signicant ben-
et (even if not the best possible) for a heterogeneous set of
benchmarks. In Table 3 we report results for such a kind of
structure, where r is arbitrarily xed to 16.
Results are somehow surprising. But for a couple of applica-
tions, that do not reach the threshold of a 2x lifetime exten-
sion, a 16-entry buer provides a signicant improvement
4kB 8kB 16kB
Psav LT r Psav LT r Psav LT r
[%] Ext: [%] Ext: [%] Ext:
adpcm.dec 38.4 2.1x 14 39.9 2.1x 20 43.7 2.2x 20
adpcm.enc 39.4 1.6x 17 40.9 2.7x 22 43.8 3.0x 24
cjpeg 15.6 3.4x 51 18.8 3.6x 48 21.0 3.8x 85
CRC32 44.7 1.9x 25 48.1 2.1x 25 49.5 2.4x 25
dijkstra 23.8 3.0x 14 28.1 2.9x 16 30.6 2.9x 29
djpeg 12.1 3.4x 33 13.6 3.6x 45 16.3 3.8x 91
t 1 11.3 3.5x 53 14.9 3.7x 90 19.9 3.8x 111
t 2 9.1 3.5x 56 12.1 3.7x 77 14.9 3.8x 139
gsmd 29.0 2.7x 39 34.1 2.7x 47 37.0 2.9x 55
gsme 23.0 3.2x 51 22.8 3.2x 52 23.5 3.2x 58
ispell 9.5 3.6x 60 12.3 3.7x 70 15.0 3.8x 82
lame 6.7 3.5x 56 8.5 3.7x 89 7.7 3.8x 108
mad 4.5 3.5x 38 6.2 3.7x 94 7.3 3.8x 95
rijndael i 4.8 3.5x 22 6.2 3.5x 20 7.7 3.8x 28
rijndael o 5.2 3.4x 22 6.2 3.6x 20 7.6 3.7x 24
say 12.6 3.5x 60 15.8 3.7x 85 20.9 3.8x 121
search 14.1 3.5x 41 16.4 3.6x 49 17.3 3.6x 50
sha 30.5 3.6x 57 37.8 3.6x 57 41.2 3.8x 60
ti2bw 13.4 3.2x 10 15.8 3.2x 10 23.7 3.1x 10
Average 18.3 3.1x { 21.0 3.3x { 23.6 3.4x {
Table 2: Total Power Savings and Lifetime Ex-
tension: Power-Only Optimization (Line Size is 16
Bytes).
both in terms of power saving and of aging mitigation. Av-
erage lifetime extension is still greater than 3x for all cache
sizes, and power savings are slightly increased. This behav-
ior is a sign of the fact that the PLP curves are in most cases
pretty at around the maximum; therefore, even choosing a
value of r far o the optimum ropt;1 does not degrade the
cost signicantly.
Such a result enforces the principle that the most of the
aging is accountable to a small portion of the cache, in a
novel perspective of the principle of locality.
5. CONCLUSIONS
We proposed an application-specic cache architecture that
relies on the use of a small buer alongside the main cache,
which contains a copy of the cache lines with worst-case ac-
cess prole. This arrangement allows to indirectly remove
\stress" from the corresponding lines in the main cache by
increasing the opportunities of power managing them. In
this way, the lifetime of the main cache is prolonged signif-
icantly, with the additional side benet of a non negligible
energy saving, due to the fact that lines in the buer are
typically also the most accessed ones.
This architecture provides average cache aging improve-
ments of more than 3x with more than 20% energy saving.
Moreover, the idea scales nicely, as larger caches also provide
larger benets.
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